5
•
97
8
7
9
0
0

kram Gupta

		EAST SEARCH	11/10/03
#	Hits		Databases
L2	751	integrated circuit with "analog circuit"	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L3	435	integrated circuit with "mixed signal"	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
<b>L</b> 4	3188	integrated circuit with (RF or "radio frequency")	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L5	4251	("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integral USPAT; US-PGPUB;	SPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
۲ر	0	(("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integra	SPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
67	0	(("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integrated circuit" with "analog circuit") or ("integrated circuit") or ("int	SPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L10	26	(("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integrated circuit" with "analog circuit") or ("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or	SPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
		("integrated circuit" with (RF or "radio frequency"))) and ((test\$3 or verify or verification) with	
L11	49		USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
		((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or	
		lation or test\$3 or verify or	
L12	119	verification) with ("analog circuit" or "digital circuit" or FPGA))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L13	0	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	SPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
7	1645	("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integrated circuit" with "analog circuit") or ("integrated circuit") or ("inte	SPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L3	21	(("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integra USPAT; US-PGPUB;	SPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L4	45	(("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integr. USPAT; US-PGPUB;	SPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L5	32	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB;	EPO, JPO, DERWENT;
P-	23	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB;	EPO; JPO; DERWENT;
F8	9	(((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB;	SPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
۲۷	2	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB;	EPO; JPO; DERWENT;
F3	7	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integr. USPAT; US-PGPUB;	EPO; JPO; DERWENT;
L10	31	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB; EPO; JPO; DERWENT;	SPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
111	<b>o</b>	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB;	EPO; JPO; DERWENT;
	-	(("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integra USPAT; US-PGPUB;	EPO; JPO; DERWENT;
	7	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB;	SPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
7	0	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	SPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
7	က	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB;	SPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
ยา	13	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB;	SPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
-	c	6 272 465 m	SPAT: 11S DEBINE: EDO: DEBMENT: IBM TOB
- :	٠ ٠	(", concentration of the property of the prope	USBAT: US DOBLID: CDO: UDO: DEDWENT: IBM TOB
ַ נַ	- ,	or reducincy )	OPAL, US-rGrub, ErO, SPO, DERWENT, IBM_TDB
<u>ت</u> :	<b>-</b> ·	"control block")	USPAL; US-PGPUB; EPO; JPO; DERWENI; IBM_IDB
<b>L</b> 4	<del>-</del>	3 and noise and "configuration register" and decoder	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	751	integrated circuit with "apalog circuit"	SPAT: 11S-PGP11B: FPO: 1PO: DERWENT: IBM TDB
	<u> </u>	uit") and emulat\$3	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	•		

USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB IND USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
analog circuit and emulat\$3 ("analog circuit" (test\$3 or verify or verification) with "analog circuit" emulat\$3 same "analog circuit" emulat\$3 same "analog circuit" emulat\$3 same "analog circuit" emulat\$3 same "analog circuit" (test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") and ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") and analog circuit same (array with "shift register") analog circuit and (array with "shift register") analog circuit and (array with "shift register") analog circuit and (array with "shift register") and emulat\$3 same "analog circuit") and ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") and ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") and ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") and ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") and ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") and ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") and ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") and ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") and ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") and ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") and ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") and ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") and ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") and ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit")	"analog circuit" and (filp-flop\$1 with pad\$1) 6,625,557.pn. 2 and "analog circuit" and (filp-flop\$1 with pad\$1) 6,625,557.pn. 2 and "analog circuit" and (moise with gates\$1) 5 and (moise with "digital circuit" with gate\$1) 5 and (moise with (block\$1 or cell\$1 or logic)) 1 and (configuration with ("Exclusive OR" or Exclusive OR or Ex
378 22 408 19 33 438 2 10 10 13 136 20 149 160 170 170 170 170 170 170 170 170 170 17	8 112 12 12 13 145 153 153 153 153 153 153 153 153 153 15
	11 12 14 11 11 11 11 11 11 11 11 11 11 11 11

7
89
/61
8

## Vikram Gupta

# **EAST SEARCH**

Results of search set L10:("integrated circuit" with ("analog circuit" or "mixed signal" or RF or "radio frequency")) and emulation

11/10/03

Document Kind Codes Title		Issue Date	Current OR	Abstract
US 20020194560 A1	JS 20020194560 A1 Method of and apparatus for testing a serial differential/mixed signal device	20021219	12	714/724
US 20020157050 A1	US 20020157050 A1 Position independent testing of circuits	20021024	51	714/726
US 20020147950 A1	JS 20020147950 A1 Method and apparatus for test connectivity, communication, and control	20021010	42	714/726
US 20020041242 A1	US 20020041242 A1 Semiconductor apparatus	20020411	45	341/120
US 20010055281 A1	JS 20010055281 A1 Software modern architecture	20011227	16	370/280
US 6571106 B1	Method and apparatus for glitchless signal generation	20030527	12	
US 6560734 B1	IC with addressable test port	20030506	51	714/724
US 6460172 B1	Microprocessor based mixed signal field programmable integrated device and prototyping meth	20021001	8	716/17
US 6405335 B1	Position independent testing of circuits	20020611	49	714/726
US 6378093 B1	Controller for scan distributor and controller architecture	20020423	40	714/726
US 6339388 B1	Mixed analog and digital integrated circuit and testing method thereof	20020115	12	341/120
US 6272465 B1	Monolithic PC audio circuit	20010807	230	704/258
US 6104217 A	Power on/off control circuit and method	20000815	16	327/111
US 5826093 A	Dual function disk drive integrated circuit for master mode and slave mode operations	19981020	35	712/43
US 5745777 A	Analyzer for frequency modulated signals	19980428	56	375/228
US 5638405 A	Dual-mode baseband controller for radio-frequency interfaces relating to digital cordless teleph	19970610	12	375/298
US 5526365 A	Method and apparatus for streamlined testing of electrical circuits	19960611	42	714/726
US 5457802 A	Integrated circuit pin control apparatus and method thereof in a data processing system	19951010	15	713/320
US 5163161 A	Fast scanning radio receiver with frequency data base management by remote processor	19921110	47	455/164.1
US 4931748 A	Integrated circuit with clock generator	19900605	14	331/1A
US 6460172 B	Microprocessor-based mixed-signal field programmable integrated circuit for integrated coin re-	20021001	œ	

@ProQuest®

<u>Help</u>

	Advanced Topic Publication	Interface language:		
(10 kg)	Advanced Search Search Search Marked List	English	7	
Data	bases selected: Multiple databases			
Res	sults			
•	26 articles found for: "mixed signal" and analog and emulation			
(Tra	de Publications			
	Mark / Clear all on	by: Most recent articles first	٧	
	1. Mentor Graphics Announces Scalable Verification Platform; New	Technologies Help Bridge tl	<u>ne</u>	
	Verification Gap Business Editors. Business Wire. New York: Oct 27, 2003. p. 1			
	2. Tuned up: 30th annual Microprocessor Directory			
	Robert Cravotta. EDN. Boston: Sep 4, 2003. Vol. 48, Iss. 19; p. 45  Text+Graphics  Decide Page Image - PDF  Citation			
	Text+Graphics			
	3. Accellera Approves Four New Design Verification Standards Business Editors/High-Tech Writers. Business Wire. New York: Jun 2, 2003. p. 1			
	Full text   Abstract	L, 2000. p. 1		
П	4. CADENCE DESIGN SYSTEMS: New Cadence Incisive verification	platform compresses overa	II	
_	verification of nanometer-scale designs by up to 50 percent; Plat		_	
	solution with acceleration-on-demand  M2 Presswire. Coventry: Feb 24, 2003. p. 1			
	5. Get a high-level view of wireless design	•		
	John Blyler. Wireless Systems Design. Cleveland: Feb 2002. Vol. 7,	Iss. 2; p. 21 (4 pages)		
	🖻 <u>Text+Graphics</u>			
	6. TI's Mixed Signal Flash MCU Delivers the World's Lowest Power	SoC Solution for Embedded		
	Display Applications PR Newswire. New York: Jan 22, 2002. p. 1			
	7. Tools for embedded developers  Anonymous. Embedded Systems Programming. San Francisco: De	ec 2001. Vol. 14, Iss. 13; p. 70 (	(4	
	pages)			
	8. <u>FPGAs offer one-tenth the gates of ASICs</u> Pete Gasperini. Electronic N ws. New York: Sep 3, 2001. Vol. 47, Is	s. 36; p. 16 (1 page)		

2 Page Image - PDF

Business Editors/High-Tech Writers. Business Wire. New York: Nov 20, 2000. p. 1

High-Volume Device Programming for Manufacturing Applications

9. Xicor Adds LabVIEW Tool Support for Mixed Signal Product Family; LabVIEW Supports

Abstract

1 of 3

Full text

		Full text	<u>Abstract</u>
	10.	Cygnal SoC pushes 8051 speed  David Lammers. Electronic Engineering Times. Ma	
	11.	Texas Instruments Announces Next Generation G Delivering Lowest Power and Highest Density Per Modem over IP Software; Complete Integrated So Member of TI's TMS320C5000(TM) DSP Platform PR Newswire. New York: Mar 27, 2000. p. 1  Full text	Port with Market Leading Voice, Fax and
		<del></del>	<del></del>
	12.	PR Newswire. New York: Mar 20, 2000. p. 1	
			Abstract     Abstract
	13.	B.O.S Better On-line Solutions Affiliate Surf Soft Densities For Texas Instruments' New C64x DSPs Business & Technology Editors. Business Wire. New	
		Full text	Abstract     Abstract
	14	Two Programmable TI DSPs Slash Power-per-Cha	nnel in Half for Integrated Voice. Fax and Data
Ц	, , ,	Over the Internet PR Newswire. New York: Dec 13, 1999. p. 1	miorini Tan Tor mogratou votoo; Tax ana Data
		■ Full text	Abstract     Abstract
	15.	Agfa Universal Font Scaling Technology Integrate Technology For Color Laser Printers Business/Technology Editors. Business Wire. New York	
		Full text	■ Abstract
_	16	Texas Instruments Drives Toward Sub 1-Volt Pow	
L	10.	DSP	er with Delivery of the moustry's First 1.2-voit
		PR Newswire. New York: May 4, 1999. p. 1	
			Abstract     Abstract
	17.	Looking ahead at new products Carol Rosen. ECN. Radnor: Jan 1999. Vol. 43, lss. 1;	p. 31 (2 pages)
			<u>Abstract</u>
	18.	<u>Design software</u> Ann Steffora. Electronic News. New York: Aug 24, 1	998. Vol. 44, Iss. 2233; p. 33 (1 page)
		la Full text	<u>Citation</u>
	19.	Mentor Graphics Reports Six-Percent Revenue Graphics Revenue Graphics Revenue Graphics Revenue Graphics Revenue Graphics Reports Six-Percent Revenue Graphics Reports Revenue Graphics R	owth for the 1998 First Quarter
		<b>■</b> Full text	<u>Abstract</u>
	20.	Mobile chips: Towards a common platform  Anil Aggarwal. Telecommunications International.	Norwood: Apr 1998. Vol. 32, Iss. 4; p. 86 (3 pages)
			Abstract     Abstract
	21.	NATIONAL SEMICONDUCTOR: Industry's most in phon s announced M2 Presswire. Coventry: Jan 28, 1998. p. 1	tegrated silicon solutions for DECT cordless

		Full text		•	Abstract
	22. Time to		conee: Nov 10 1997 Vol.	77	, Iss. 45; p. 37 (11 pages)
		Text+Graphics	D Page Image - PDF		Abstract
					<del>Fiboliadi</del>
<u> </u>	23. The test Gale Bra page)		Electronic News. New \	⁄ork	:: Mar 10, 1997. Vol. 43, Iss. 2158; p. 46 (1
		Full text	園 <u>Page Image - PDF</u>		Citation
			GSM handset solution vire. New York: Nov 11, 1	996	i. p. 1 (1 page)
	•	Full text	,		Abstract
		onet Chip Markets S	Set To Take Off :: Oct 23, 1995. p. 24		
		Full text			Citation
		ing CAD/CAM appli ter - Aided Enginee		3. \	/ol. 12, Iss. 11; p. 36 (4 pages)
		Full text	D Page Image - PDF	₽	Abstract
1-26	1-26 of 26				
Results per page: 30 ▼					
Basic Search  Search Search Tips Browse Topics 1 Recent   Searches					
	"mixed sign	nal" and analog	and emulatio Searce	ħ	Clear
D	atabase:	Multiple database	S		▼ Select multiple databases
D	ate range:	mm/dd/yyyy to	O mm/dd/yyyy		
Li	Limit results to: ☑ Full text articles only 🖹				
		Scholarly journal	s, including peer-reviewe	d 🗖	About
Copyright © 2003 ProQuest Information and Learning Company. All rights reserved. Terms and Conditions					
			Text-only inte	rfac	<u>e</u>

From:ProQuest



US Patent & Trademark Office



Try the new Portal design Give us your opinion after using it.

Search Results

Search Results for: ["mixed signal" and analog and emulation] Found 14 of 122,783 searched.

Search within Results

"mixed signal" and analog and



> Advanced Search | > Search Help/Tips

Publication Publication Date Score Sort by: Title

Binder

Results 1 - 14 of 14 short listing

Optimized implementations of the multi-configuration DFT technique for analog circuits

88%

M. Renovell, F. Azaïs, Y. Bertrand

Proceedings of the conference on Design, automation and test in Europe February 1998 The paper describes an approach to optimize the application of the multi-configuration DFT technique for analog circuits. This technique allows to emulate the circuit in a number of new test configurations targeting the maximum fault coverage. The brute force application of the multi-configuration is shown to produce a very significant improvement of the original poor testability. An optimized approach is proposed to apply this DFT technique in a more refined way. The optimization problem consis ...

Built-In Dynamic Current Sensor for Hard-to-Detect Faults in Mixed-Signal Ics

82%

Y. Lechuga, R. Mozuelos, M. Martínez, S. Bracho

Proceedings of the conference on Design, automation and test in Europe March 2002 There are some types of faults in analogue and mixed signal circuits which are very difficult to detect using either voltage or current based test methods. However, it is possible to detect these faults if we add to the conventional dynamic power supply current test methods IDDT, the analysis of the changes in the slope of this dynamic power supply current. In this work, we present aBuilt-In Current Sensor (BICS) which is able to processthe highest frequency components in the dynamic powersupply curre ...

3 System level modeling and verification: Embedded systems verification with FGPA-enhanced

80%

in-circuit emulator

M. Meerwein, C. Baumgartner, T. Wieja, W. Glauert

Proceedings of the 13th international symposium on System synthesis September 2000 In this paper we present a novel coverification concept for embedded microcontrollers that satisfies industrial requirements. Based on a commercially available CPU in-circuit emulator coupled with FPGA boards, it verifies the correctness of an implementation in terms of function and timing within a real-world environment. Using our system, the software engineer can write, test and optimize programs for a chip that is not yet physically existent. In addition the system is used to obtain software m ...

4 Metrics, techniques and recent developments in mixed-signal testing

80%

Gordon W. Roberts

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design January 1997

This paper presents a tutorial on mixed-signal testing. Our focus is on testing the analog portion of the mixed-signal device, as the digital portion is handled in the usual way. We begin by first outlining the role of test in a manufacturing environment, and its impact on product cost and quality. We look at the impact of manufacturing defects on the behavior of digital and analog circuits. Subsequently, we argue that analog circuits require very different test methods than those presently used ...

5 A Functional Specification Notation for Co-Design of Mixed Analog-Digital Systems

77%

A. Dobol, R. Vemuri

Proceedings of the conference on Design, automation and test in Europe March 2002 This paper discusses aBlox - a specification notation forhigh-level synthesis of mixed-signal systems. aBlox addressesthree important aspects of mixed-signal system specification:(1) description of functionality and (2) performanceissues and (3) expression of analog-digital interactions. The semantics of aBlox embeds concepts and rulesof a functional computational model, and uses a declarative tyle to denote performance elements. The papershows some mixed-signal specifications that we developed in ...

6 <u>Mixed-signal design and simulation: Characterizing the effects of clock jitter due to substrate</u>
noise in discrete-time D/S modulators

77%

Payam Heydari

Proceedings of the 40th conference on Design automation June 2003

This paper investigates the impact of clock jitter induced by substrate noise on the performance of the oversampling DS modulators. First, a new stochastic model for substrate noise is proposed. This model is then utilized to study the clock jitter in clock generators incorporating phase-locked loops (PLLs). Next, the effect of the clock jitter on the performance of the DS modulator is studied. It will be shown that substrate noise degrades the signal-to-noise ratio of the DS modulator while the ...

7 Session 1: multimedia networking: Multi-party distributed audio service with TCP fairness

77%

Milena Radenkovic, Chris Greenhalgh

Proceedings of the tenth ACM international conference on Multimedia December 2002 Distributed Partial Mixing is an approach to creating a distributed audio service that supports optimisation of bandwidth utilization across multiple related audio streams (e.g. from concurrently active audio sources) while maintaining fairness to TCP traffic in best effort networks. Rate adaptation of streamed audio is difficult because of its rate sensitivity, the relatively limited range of encoding bandwidths available and the potential impact on the end user of rate-adaptation artefacts (su ...

8 Energy-aware design of embedded memories: A survey of technologies, architectures, and

77%

optimization techniques

Luca Benini, Alberto Macii, Massimo Poncino

ACM Transactions on Embedded Computing Systems (TECS) February 2003

Volume 2 Issue 1

Embedded systems are often designed under stringent energy consumption budgets, to limit heat generation and battery size. Since memory systems consume a significant amount of energy to store and to forward data, it is then imperative to balance power consumption and performance in memory system design. Contemporary system design focuses on the trade-off between performance and energy consumption in processing and storage units, as well as in their interconnections. Although memory design is as ...

9 Poster Session 3: Dynamic Vt SRAM: a leakage tolerant cache memory for low voltage

77%

microprocessors

Chris H. Kim, Kaushik Roy

Proceedings of the 2002 international symposium on Low power electronics and design August 2002

This paper presents a Dynamic  $V_t$  SRAM (DTSRAM) architecture to reduce the subthreshold leakage in cache memories. The  $V_t$  of each cache line is controlled separately by means of body biasing. In order to minimize the energy and delay overhead, a cache line is switched to high  $V_t$  only when it is not likely to be accessed anymore. Simulation results from SimpleScalar framework show that even after considering the energy overhead, the DTSRAM can save 72% of the cache ...

10 Intrinsic response for analog module testing using an analog testability bus

77%

🖪 Chauchin Su, Yue-Tsang Chen, Shyh-Jye Jou

ACM Transactions on Design Automation of Electronic Systems (TODAES) April 2001 Volume 6 Issue 2

A parasitic effect removal methodology is proposed to handle the large parasitic effects in analog testability buses. The removal is done by an on-chip test generation technique and an intrinsic response extraction algorithm. On-chip test generation creates test signals on-chip to avoid the parasitic effects of the test application bus. The intrinsic response extraction cross-checks and cancels the parasitic effects of both test application and response observation paths. The tests using bo ...

11 Integrated high-level synthesis and power-net routing for digital design under switching noise

77%

**d** constraints

Alex Doboli, Ranga Vemuri

Proceedings of the 38th conference on Design automation June 2001

This paper presents a CAD methodology and a tool for high-level synthesis (HLS) of digital hardware for mixed analog-digital chips. In contrast to HLS for digital applications, HLS for mixed-signal systems is mainly challenged by constraints, such as digital switching noise (DSN), that are due to the analog circuits. This paper discusses an integrated approach to HLS and power net routing for effectively reducing DSN. Motivation for this research is that HLS has a high impact on DSN reducti ...

12 An overview of the Georgia Tech Broadband Institute at the Georgia Institute of Technology,

77%

Atlanta, USA

Nikil Jayant, John Pippin

ACM SIGMOBILE Mobile Computing and Communications Review April 2000

Volume 4 Issue 2

The Georgia Tech Broadband Institute was created in 1999, as a combination of two evolving

3 of 4



organizations --- the Broadband Telecommunications Center (created in 1995) and the Georgia Tech Wireless Institute (created in 1998). The consolidation of the centers was in reflection of the synergy that existed between the centers, and the overlap in terms of existing and potential Industry sponsorship. The 1999 merger recognized that the future of wireless included an overarching trend towards broadban ...

13 What is the proper system on chip design methodology (panel)

77%

Richard Goering, Pierre Bricaud, James G. Dougherty, Steve Glaser, Michael Keating, Robert Payne, Davoud Samani

Proceedings of the 36th ACM/IEEE conference on Design automation conference June 1999

14 Metrology for analog module testing using analog testability bus

77%

Chauchin Su, Yue-Tsang Chen, Shyh-Jye Jou, Yuan-Tzu Ting

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design January 1997

In this paper, we propose a method to generate high quality test waveform on chip to avoid the parasitic effects in an analog testability bus test environment. For the test response analysis, we derive an extraction methodology to remove the parasitic effects and obtain the intrinsic response of the CUT. The test results show that the algorithm is robust such that the intrinsic responses remain the same regardless of the small variation in the test waveforms. With the concept of intrinsic respon ...

#### Results 1 - 14 of 14 short listing

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2003 ACM, Inc.







Membership Public	cations/Services Standards Conferences	Careers/Jobs
	Xplore <sup>®</sup>	Welcome United States Patent and Trademark Office
	RELEASE 1.5	omited States Faterit and Trademark office
	is jees Quick Links	© Serich Results
<u>Peer Review</u>	<i>C</i>	
Welcome to IEEE Xplore	•	
O- Home	Your search matched 7 of 985444 do	ocuments.
O- What Can I Access?	A maximum of <b>7</b> results are displayed	, 15 to a page, sorted by Relevance in descending
O- Log-out	order.	Ab
	the text box.	the current search expression or entering a new one
Tables of Contents		
O- Journals & Magazines	Then click <b>Search Again</b> .	
O- Conference	"mixed signal" and analog and emu	lacion
Proceedings	Search Again	
O- Standards		
Search	Results: Journal or Magazine = JNL Conferer	oce - CNE Standard - STD
O- By Author		ice - CNI Standard - SID
O- Basic		- for field programmable apples
O- Advanced		n for field programmable analog
Member Services	arrays	
	Slaughter, T.; Stroud, C.;	
O- Join IEEE O- Establish IEEE		Southwest Symposium on , 23-25 Feb.
Web Account	2003	
O- Access the	Page(s): 212 -216	
IEEE Member Digital Library		,
Print Format	[Abstract] [PDF Full-Text (4	30 KB)] IEEE CNF
	[7.00strace] [7.01 tan Text (-	

### 2 A new field programmable system-on-a-chip for mixed signal integration

Faura, J.; Horton, C.; Krah, B.; Cabestany, J.; Aguirre, M.A.; Insenser, J.M.;

European Design and Test Conference, 1997. ED&TC 97. Proceedings , 17-20 March 1997

Page(s): 610

#### [Abstract] [PDF Full-Text (108 KB)] IEEE CNF

#### 3 Methods of test waveform synthesis for high speed data communication devices

Lanier, K.;

Test Conference, 1989. Proceedings. 'Meeting the Tests of Time'., International , 29-31 Aug. 1989

Page(s): 222 -230

[Abstract] [PDF Full-Text (520 KB)] IEEE CNF

#### 4 Advanced mixed signal testing by synchr nized c ntr l and real-time DSP

Hiwada, K.; Maeda, A.; Karube, K.; Gunji, K.; Instrumentation and Measurement Technology Conference, 1994. IMTC/94. Conference Proceedings. 10th Anniversary. Advanced Technologies in I & M., 1994 IEEE, 10-12 May 1994 Page(s): 1466 -1471 vol.3

#### [Abstract] [PDF Full-Text (416 KB)] IEEE CNF

#### 5 Dynamic test emulation for EDA-based mixed-signal test development automation

Jean Qincui Xia; Austin, T.; Khouzam, N.; Test Conference, 1995. Proceedings., International, 21-25 Oct. 1995

Page(s): 761 -770

#### [Abstract] [PDF Full-Text (840 KB)] IEEE CNF

#### 6 Design, fabrication and use of mixed-signal IC testability structures

Parker, K.P.; McDermid, J.E.; Browen, R.A.; Nuriya, K.; Hirayama, K.; Matsuzawa, A.; Test Conference, 1997. Proceedings., International, 1-6 Nov. 1997. Page(s): 489 -498

#### [Abstract] [PDF Full-Text (640 KB)] IEEE CNF

#### 7 ATPRG: an automatic test program generator using HDL-A for fault diagnosis of analog/mixed-signal integrated circuits

Wei-Hsing Huang; Chin-Long Wey;

Instrumentation and Measurement, IEEE Transactions on , Volume:

47 Issue: 2, April 1998

Page(s): 426 -431

#### [Abstract] [PDF Full-Text (192 KB)] IEEE JNL

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2003 IEEE - All rights reserved